Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - vhdl xilinx

Search list

[VHDL-FPGA-Verilog] traffic

Description: xilinx完成一个模拟的十字路口交通信号灯，主干道上的绿灯时间为30s，支干道的绿灯时间为30s，且交通灯从绿变红时，有6s黄灯亮的时间间隔。当然每种状态的倒计时的时间值应显示到LED数码管上。-Xilinx completed in a simulated traffic lights at a crossroads, a main road on the green time for the 30s, branch roads green time for 30s, and red traffic lights from green when 6s yellow light time interval. Of course, each state s countdown time value should be shown on the LED digital tube.
Platform: | Size: 95232 | Author: haolj | Hits:

[VHDL-FPGA-Verilog] pci144_vhdl

Description: PCI vhdl for Fpga designer to design PCI IP
Platform: | Size: 3072 | Author: 李晓媛 | Hits:

[VHDL-FPGA-Verilog] CEU

Description: 信道估计Verilog编程，本程序开发环境为Xilinx ISE7.1-Verilog programming channel estimation, the program development environment for Xilinx ISE7.1
Platform: | Size: 3072 | Author: chuzhaocai | Hits:

[Other] PCI

Description: PCI设计指南The Xilinx LogiCORE PCI interface is a fully verified, pre-implemented PCI Bus interface. This interface is available in 32-bit and 64- bit versions, with support for multiple Xilinx FPGA device families. It is designed to support both Verilog-HDL and VHDL. The design examples in this book are provided in Verilog.-PCI Design Guide The Xilinx LogiCORE PCI interface is a fully verified, pre-implementedPCI Bus interface. This interface is available in 32-bit and 64-bit versions, with support for multiple Xilinx FPGA device families. Itis designed to support both Verilog-HDL and VHDL. The designexamples in this book are provided in Verilog.
Platform: | Size: 899072 | Author: lee | Hits:

[Other Embeded program] RS232

Description: 基于XILINX的内嵌POWERPC的处理器的串行通讯的应用源代码.-XILINX PowerPC-based embedded processor serial communication application source code.
Platform: | Size: 344064 | Author: 王晶 | Hits:

[Embeded-SCM Develop] high-speed-serialIO

Description: 高速串行IO方面的一本电子书，是xilinx公司发布的，认为相当不错，供大家一起学习-High-speed serial IO aspects of an e-book is issued by Xilinx Inc., consider pretty good for everyone to learn
Platform: | Size: 1708032 | Author: cao | Hits:

[VHDL-FPGA-Verilog] HC164

Description: 用verilog写的HC164的驱动程序，参考了Xilinx的经典算法，做了一点改进~~~很通用，是初学verilog以及FPGA开发很有用的一个程序！
Platform: | Size: 3072 | Author: 屠宁杰 | Hits:

[VHDL-FPGA-Verilog] xapp355

Description: Serial ADC Interface write in VHDL based on xilinx cpld
Platform: | Size: 33792 | Author: jiang | Hits:

[2D Graphic] xapp904_code

Description: LCD 控制器件，Writen in vhdl, based on xilinx-LCD control devices, Writen in vhdl, based on xilinx
Platform: | Size: 2328576 | Author: jiang | Hits:

[SCM] kbg

Description: 一个基于FPGA的游戏,其中包含多个项目,有吃豆子,可以连接到LCD的显示输出.该源码用xilinx的ise仿真综合成功,并且用spartan3开发板测试.可以有2个人在键盘上对弈.
Platform: | Size: 2048 | Author: 陈想 | Hits:

[VHDL-FPGA-Verilog] pci_core

Description: pci CORES 从外国网站上弄下来的，大家可以看看啊-pci CORES from foreign web sites get down, we will look at ah
Platform: | Size: 28672 | Author: haitao | Hits:

[VHDL-FPGA-Verilog] FPGA

Description: FPGA设计全流程：Modelsim>>Synplify.Pro>>ISE 第一章 Modelsim编译Xilinx库 第二章 调用Xilinx CORE-Generator 第三章 使用Synplify.Pro综合HDL和内核 第四章 综合后的项目执行 第五章 不同类型结构的仿真-FPGA design of the whole process: Modelsim>> Synplify.Pro>> ISE Chapter ModelSim Xilinx compiler library chapter called Xilinx CORE-Generator Chapter III Synplify.Pro integrated use of Chapter IV of HDL and kernel integrated implementation of the project after the Chapter V structure of different types of simulation
Platform: | Size: 218112 | Author: 青岚之风 | Hits:

[Other] hdb3_proc

Description: HDB3编解码，含时钟提取，极高的效率和可靠性，VHDL。-HDB3 coding and decoding, including clock extraction, high efficiency and reliability, VHDL.
Platform: | Size: 4096 | Author: BrivaMa | Hits:

[Software Engineering] ise_book

Description:
Platform: | Size: 8286208 | Author: yuan | Hits:

[VHDL-FPGA-Verilog] PicoBlaze

Description: 描述：LED示范、按钮及开关、视频输出、键入、含Xilinx PicoBlaze微处理器的存储器模块-Description: LED model, buttons and switches, video output, type, including Xilinx PicoBlaze microprocessor memory modules
Platform: | Size: 1721344 | Author: 陈晓 | Hits:

[VHDL-FPGA-Verilog] LED

Description: 本程序用于XILINX SPARTEN-3E开发板上的LED灯的控制,可以实现控制灯的有规则的闪烁.-This procedure for XILINX SPARTEN-3E development board LED lights control, can realize the control rules have lights flashing.
Platform: | Size: 643072 | Author: 何林军 | Hits:

[VHDL-FPGA-Verilog] LC3-code.tar

Description: 美国计算机界泰斗级作者Yale N. Patt的LC3 CPU VHDL源码,配合《计算机系统概论》一书学习效果更佳！-The United States computer industry Author greatest level Yale N. Patt of LC3 CPU VHDL source code, with
Platform: | Size: 11264 | Author: guo | Hits:

[VHDL-FPGA-Verilog] md5

Description: MD5 算法在Xilinx FPGA上的实现，希望对大家有用。-MD5 algorithm in Xilinx FPGA Implementation, in the hope that useful to everyone.
Platform: | Size: 10240 | Author: 张开文 | Hits:

[VHDL-FPGA-Verilog] Modelsim

Description: 不错的Quartus II 与modelsim结合仿真简介笔记，较为适合初学者，希望对大家有帮助！
Platform: | Size: 1357824 | Author: 刘英 | Hits:

[VHDL-FPGA-Verilog] DUC

Description: 数字上变频DUC是与数字下变频ddc相对应的工作.目前实现方式主要有:专用芯片,通用DSP和FPGA实现三种.本程序即给出了XILINX公司的Digital Up Converter核心程序(IP CORE)以及响应的使用说明,对于从事雷达,无线通信的工程人员和研究者有很大用处.-DUC is a digital up-conversion and digital down conversion that corresponds to the work of ddc. Realize the current approach are: ASIC, DSP and FPGA generic realize three. This procedure is given that the company XILINX core Digital Up Converter program (IP CORE) and to respond to instructions, for radar, wireless communications, engineers and researchers have great usefulness.
Platform: | Size: 305152 | Author: 周严 | Hits:
« 1 2 3 4 5 6 7 89 10 11 12 13 ... 34 »

CodeBus www.codebus.net